Vehicle charging power supply is widely used because of its small size and portability. Aiming at the problems of slow dynamic response, subharmonic, oscillation and limited so -switching range of phase-shi ed full-bridge DC/DC converter, the paper proposed a modi ed PSFB converter by introducing clamp diodes at the primary side of the transformer to suppress voltage oscillation of the transformer's secondary side. Also, digital peak current phase-shi ing control and slope compensation are introduced to avoid subharmonic oscillation. Dynamic dead-time control technology introduced adjust the dead-time in di erent load ranges through the dead-time adjustment subroutine. Finally, an experimental platform of on-board charging phase-shi ed full-bridge DC/DC converter is established. e experimental results show that the power supply eliminates subharmonic oscillation, achieves a wide range of so -switching, improves the dynamic performance and antiinterference ability of the system, and optimizes the power e ciency.
Introduction
e electric vehicle has many advantages, such as high energy utilization rate, no pollution, and so on [1] . EV batteries are connected to the power grid through charging power supply. ere are two main types of on-board charging power supply: one is uncontrolled recti er isolated DC/DC converter, which has high harmonic and power factor which cannot meet the requirements. e other is an isolated DC/DC converter with active power factor correction, in which AC/DC converter is a boost type, which can realize power factor correction and improve the power density of the system. DC/DC converter has the key energy conversion part of vehicle charging power which directly a ects its e ciency [2] . Phase Shi Full Bridge (PSFB) topology is widely used in the eld of vehicle charging power supply because of its high e ciency, high power density, and easy realization of Zero Voltage Switch (ZVS) [3] .
At present, there are many charging modes, such as constant current-constant voltage charging, variable current intermittent charging, and multistage constant current charging [4] . Constantcurrent-voltage constant-charge, rst large current constant-current, and then constant-voltage charge, not only avoids the phenomenon of current overcharge but also reduces the amount of gas evolution. In constant voltage mode, the output current of the converter gradually decreases from full load to zero. In order to maintain good so -switching characteristics, the dead time d between the drive signals of the bridge arm should be shortened accordingly. Although the voltage-controlled PSFB DC/DC converter has simple control mode, it has some problems such as slow regulation speed and limited so -switching range [5] . It has the advantages of fast dynamic response, simple transformer bias, and overload protection circuit [6] . When duty cycle > 0.5, subharmonic oscillation will occur, which can be solved by introducing slope compensation [7] . e analog control chip has some shortcomings such as the temperature dri , xed control parameters, and slow response speed. e con guration of digital control parameters is exible and the dead-time d can be adjusted by soware, which avoids the di culty of so -switching in light load due to the xed dead-time under analog control conditions. As for digital control, single voltage loop of digital control is analyzed and designed in the literature [8] . e average current mode phase-shi ed full-bridge so switch with digital control is proposed in the literature [9] , which has good antinoise performance, but it is very complex to debug the two sets of parameters of voltage inner loop and outer loop. e peak current control is given in the literature [10] . Phase-shi ed full-bridge scheme, but there is no dead-time research. erefore, a new PSFB DC/DC ZVS PWM converter is designed in this paper. e clamp diode is added to the primary side of the transformer and the synchronous recti cation technology is used to the secondary side. e digital peak current phase-shi ing control and slope compensation are introduced to avoid subharmonic oscillation. e implementation mechanism of digital PWM is analyzed, and dynamic dead-time control technology is proposed, that is, to adjust the dead-time in di erent load ranges through the automatic dead-time adjustment subroutine. Finally, the driving circuit and sampling circuit are designed. It realizes a wide range of so -switching, improves the dynamic performance, and antiinterference ability of the system, and improves the power supply e ciency. Figure 1 shows the main circuit topology of a novel PSFB ZVS PWM DC/ DC converter with clamping diodes. e input voltage is in and the switching frequency is s = 100 kHz. e full-bridge switches 1 -4 are composed of MOSFET. r is a resonant inductor, 1 -6 is divided into junction capacitors on 1 -6 ; f and f form output lters; is the ratio of the transformer; the advantage of this topology is that clamping diodes 5 and 6 are added to the original side of the transformer to suppress voltage oscillation of the transformer's secondary side; at the same time, the Synchronous Recti cation (SR) technology is introduced into the transformer's secondary side. e SR tubes 5 and 6 are composed of MOSFET, which reduces the conduction loss of the recti er.
DC/DC Converter of Vehicle Charging Power Supply

Main Circuit of DC/DC Converter.
Subharmonic Oscillation.
e peak current-mode control is to determine the output PWM wave by comparing the actual inductance current with the output of the voltage outer loop. However, when duty cycle > 0.5, the disturbance of current p on the primary side of the transformer increases with the increase of period, and eventually produces oscillation. e oscillation frequency of this disturbance is half of the switching frequency, so it is called subharmonic oscillation. For this reason, the slope compensation technology is introduced to suppress subharmonic oscillation.
Limited So -Switching Range of PSFB DC/DC Converter.
e switching process of PSFB DC/DC converter is realized by resonance, so it is not instantaneous to decrease the voltage ds from in to 0. If the dead time d between the driving signals of the bridge arm switch is too short, the ds will not be switched on before it is reduced to zero, and the switch will lose its so -switching characteristic; if the dead time d is too long, the two switches will be switched on. When the terminal voltage ds drops to 0, the switch fails to turn on in time. e ds rises again through resonance, and the switch also loses its so -switching characteristic.
us, the soswitching range of vehicle charging power supply is severely limited under the condition of constant voltage charging mode and wide load current variation. erefore, an automatic deadtime control technology is proposed to realize a wide range of so -switching.
Peak Current Mode Slope Compensation Analysis
3.1. Slope Compensation Technology. Subharmonic oscillation can be avoided by introducing slope compensation. at is to say, the slope signal with slope is subtracted from the current loop control e . e change of p disturbance of the primary current of the transformer with slope compensation is shown in Figure 2 . e solid line represents its steady-state waveform and the dotted line represents the waveform a er disturbance.
As can be seen from Figure 2 , when there is a current disturbance, its variation is where, Δ n is the th current disturbance at the end of the natural ow. 1 = in / r ; 2 = D + mos / r ( D and mos are on-voltage drop of diode and MOS respectively) When there is a current disturbance, the necessary condition for system stability is According to expression (1), (2), when = (0-2) 2 , the disturbance can be suppressed, and when = 2 2 , the current disturbance can be completely suppressed.
Small-Signal Model of PSFB DC/DC Converter.
e smallsignal modeling of PSFB DC/DC converter has been done by foreign scholars. Two important transfer functions are given in reference [11] . e transfer function of the control variable ̂ ( ) to the output voltage v ( ) is e transfer function of the control variable ̂ ( ) to the
Feedback Loop Transfer Function.
In the peak current control mode, the duty cycle changes caused by the disturbance of the original current and output voltage errors of the transformer with slope compensation are shown in Figures  3 and 4 , respectively. e duty cycle of the transformer caused by current disturbance Δ L is Δ , i ( ) is de ned as the current loop feedback function, and s is the equivalent sampling resistance. e change in the duty cycle caused by the disturbance Δ e of error voltage e is Δ . V ( ) can be obtained from Figure 5 . 
De ne ὔ V (s) as feedback function of voltage loop, and c ( ) as transfer function of voltage loop compensation network, then
Transfer Function of Control System.
e small-signal model of peak current mode control system with slope compensation is shown in Figure 5 . vof is the output voltage feedback coe cient. 7: Digital peak current control system.
8: Operating waveforms of DC/DC converter. addition, it also has a unique programmable on-chip slope compensator, which can provide slope compensation of at least 0.04 V/μs. At the same time, the so ware can adjust the dead time d to achieve a wide range of so -switching. e digital peak current control system is shown in Figure 7 . By sampling output voltage o and primary current p of transformer by ADC, the di erence between output voltage o and reference voltage ref are entered into the digital PI controller, slope compensation is added into DAC, compared with the primary current p of transformer by analog comparator, PWM generator generate PWM signals to drive 1 -6 . EPWM1A and ePWM1B drive switches 1 and 4 ; ePWM2A and ePWM2B drive switches 2 and 3 ; ePWM4A and ePWM4B drive SR tubes 5 and 6 .
Automatic Dead Zone
Control Technology. Figure 8 shows the half-cycle operating waveform of the proposed PSFB DC/DC converter, which is in turn the driving waveform of switch 1 -4 , the primary current p , the resonant inductance current Lr , the voltage AB between the neutral points of the primary two arms, and the secondary voltage r . e dead time between the driving signals of the same bridge arm is d . e equivalent circuit at 0 , 1 is shown in Figure 9 . At 0 , the switch 1 is switched o . At this time, the resonant inductance r , the junction capacitor 1 of switch 1 , the junction By using trapezoidal summation approximate integral link and the di erence between two points approximate di erential link, the analog PID controller is discretized to digital PID controller, and the digital PI control of voltage loop is realized by calling CNTL_ 2P2Z macromodule of DSP TMS320F28027. e macro module realizes second-order control by using bipolar and bi-zero points.
Software Design of Digital PSFB DC/DC Converter
Digital Control System of Peak Current.
e microcontroller uses TI's TMS320F28027 because it has advanced on-chip control peripherals including enhanced ADC, on-chip analog comparator, DAC and high precision PWM generator. In At 1 , the resonance ends, and at this time C1 = in , the resonance process time r is obtained by substitution (10) . e larger ὔ o and the smaller r , the shorter the dead time d . erefore, the dead-time d can be adjusted according to the load current o , so that the switch can achieve a wide range of so -switching, which is called automatic dead-time technology. Figure 10 is the automatic dead-zone task ow chart. First, the dead zone auto-adjustment ag auto_DB is detected, and if it is 1, the program is executed. e output current sampling is connected with ADC channel 9, and result register for ADC channel 9 is read to obtain the current load. e load range is divided into 12 cases according to the switch-case statement, corresponding to the leading-leg dead-time count value T_lead and the lagging-leg dead-time count value T_lag, respectively. By assigning T_lead (T_lag) to the rising-edge delay register DBRED and the falling-edge delay register DBFED of ePWM1 (ePWM2) module respectively, the dead-time of the leading-lag (lagging-leg) can be automatically adjusted..
Implementation Mechanism of Digital PWM.
e generation mechanism of the phase-shi ed PWM signal is shown in Figure 11 . e on-chip analog comparator compares the primary current of the transformer with the peak current reference of slope compensation. e comparator output is connected to the PWM generator. e ePWM1 module is set up to run in the incremental and subtractive counting mode, while the other PWM modules run in the incremental counting mode.
A er the interruption, the counting mode of the time-base control register TBCTL of the ePWM1 module is detected. When TBCTL is detected to be incremental mode, ePWM2A is forced to reset and ePWM2B is placed a er the automatic The driving signal of 5 6 of SR transistor is obtained by "or" logic from the driving signal of 4 1 of leading-leg and 2 3 of lagging-leg, so that the load current flows through the SR tube channel for the highest proportion of time, and the overall conduction loss is minimized.
Digital PSFB DC/DC Converter Hardware Design
Drive Circuit Design.
e source of the SR transistors Q5 and Q6 is connected to the output voltage GND, so GND is used as the reference driving circuit. e driver chip is selected as UCC27324, which can provide high peak current for capacitive load. e synchronous recti er driver circuit is shown in Figure 12 . UCC27324 provides up to 4 A current in the Miler at area during MOS switch switching. e fullbridge switch tube on the original side of the transformer is also driven by UCC27324, but transformer isolation must be provided.
Sampling Circuit Design.
e primary current ip of the transformer passes through the current transformer and is sampled by the resistor to obtain a voltage signal, which is dead time. When TBCTL is in the decrement mode, ePWM2B is forced to reset and ePWM2A is set a er the automatic dead time. In this way, the phase shi control of ePWM2 module relative to the ePWM1 module is realized.
17: e so -switching waveform comparison of lagging arm 3 before and a er dead-time d adjustment under light load. (a) d =1 μs 
F 19: Relationship between load and e ciency at di erent input voltages.
Conclusion
Aiming at the problems of DC/DC converter, which is the core part of the electric vehicle charging power supply, a digital control system of PSFB DC/DC converter is designed, which adopts peak current mode control, introduces slope compensation to eliminate the subharmonic oscillation. Dynamic dead-time control technology is proposed, which realizes a wide range of so -switching, reduces switching losses and improves power supply e ciency. Experiments show that system e ciency is above 95% in the range of 10-100% load. e digital phase-shi ing control based on TMS320F28027 is used to realize the step change of 80% in load, the peak deviation of output is less than 3% of rated output, and the stabilization time is less than 240 s, which improves the dynamic response speed and antiinterference ability of the digital control system.
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e authors con rm that this article content has no con icts of interest. sent to the AD sampling port. e current transformer adopts PE63587 with turn ratio of 1 : 100. Figure 13 is the primary current sampling circuit of the transformer. e output voltage sampling circuit is shown in Figure 14 . e LV25-P of LEM company is selected as the voltage sensor. e current rating of the primary side of the sensor is l0 mA. When the rated output voltage o =12 V and two 1 K/6 W current limiting resistors are connected in series on the primary side of the sensor, the current n1 =6 mA on the primary side of the sensor is converted to the current n2 =15 mA on the secondary side of the sensor. Controller A/D detection range is 0-3.3 V, sampling resistance R3 =3 V/15 mA = 200. e poststage circuit is connected with a voltage tracker whose amplication factor is 1, and the operational ampli er chip adopts OP27GS. e output voltage of 12 V passes through DC resistance voltage divider and voltage tracker, and nally, the input value of AD sampling of 2.472 V is obtained.
Experiment
According to the design requirements of the vehicle charging power supply, the experimental platform of PSFB DC/DC converter is built. e main experimental parameters are shown in Table 1 . e driving circuit, the detecting circuit, and the main circuit are as shown in Figure 15 . e primary H-bridge of the transformer adopts the MOSFET module of the In neon model SPP20N60CFD, and the SR tube adopts MOSFET module of the Fairchild Semiconductor model FDP032N08. Figure 16 shows the control board using Piccolo TMS320F28027. Figure 17 shows the drain-source voltage DS and driving voltage GS waveforms of the lagging arm 3 before and a er dead-time d adjustment under light load. It is di cult to turn on zero voltage for lagging leg 3 when the dead time is 1 μs, as shown in Figure 17(a) . When the dead time is increased to 2 μs, the switch can achieve zero-voltage switching better, as shown in Figure 17 (b). It shows that the so switch with wide range can be realized by adding automatic dead-zone technology.
In the case of rated input voltage in =400 V, Figure 18 (a) is the waveforms of output voltage and output current when the load changes from 0% to 80%, and Figure 18(b) is the waveforms of output voltage and output current when the load changes from 80% to 0%. From the analysis in the gure, it can be seen that for the step change of 80% in the load, the output peak deviation can be less than 3% of the rated output, and the stabilization time is about 240 μs, which has good dynamic performance and antiinterference ability. e relationship between load and e ciency under di erent input voltages are shown in Figure 19 . It can be seen that when the maximum input voltage is 500 V, the rated voltage is 400 V, and the minimum input voltage is 300 V, the system e ciency is above 95% in the range of 10−100% load, which can achieve a wide output range of load current and is a ected by the change of input voltage very little, and meets the charging requirements of the vehicle charging power supply.
